### (19) JAPANESE PATENT OFFICE (JP)

## (12) PUBLICATION OF UNEXAMINED (KOKAI) PATENT APPLICATION (A)

(11) Kokai (Unexamined Patent) Number: 57-12558

Date of Disclosure: January 22, 1982 (43)

(51) Int. Cl.<sup>3</sup>

Identif. Symbol

Intra-Office Number

H 01 L 29/78

6603-5F

29/06

7514-5F

Examination Requested: Not Requested Number of Inventions: 1 (total of 3 pages)

#### HIGH VOLTAGE RESISTANT MOS TRANSISTOR (54)

- Application Number: 55-86879 (21)
- (22)Filing Date: June 25, 1980
- Inventor: Takehiko Takada (72)c/o Sanyo Electric Co., Ltd, Gunma-ken, Kokubunji-shi, Oaraki-to Oizumi-cho Oaza, 1-chome, 180-bango
- Applicant: Sanyo Electric Co. Ltd. (71)Gunma-ken, Kokubunji-shi, Oaraki-to Oizumi-cho Oaza, 1-chome, 180-bango
- Tokyo Sanyo Electric Co., Ltd. (71)Moriguchi-shi, Kyosakamoto Dori 2-chome, 18-banchi
- Representative: Tkao Sano, Sano patent attorney (74)

### **SPECIFICATIONS**

Title of the Invention: High Voltage Resistant MOS Transistor 1.

### 2. Scope of the Patent's Claims:

1. A high voltage resistant MOS transistor, characterized by the fact that it is equipped with a source and drain region of the second conductive type, formed in the shape of a comb and mutually separated from a semiconductor substrate of the first conductive type,

a low impurity concentration region of the second conductive type formed on the side of said drain region,

as well as a channel region, formed between said low impurity concentration region and said source region,

wherein the channel length of a curved part of the channel region, formed in the front end part of said source region, is longer than that of the other part.

### 3. Detailed Explanation of the Invention

This invention relates to a MOS transistor construction with a drain which is highly resistant to voltage.

Because MOS transistors have generally a much higher switching speed when compared to bipolar transistors, they are used mainly as power elements and high-frequency elements having a positive coefficient of input characteristics.

Figure 1 shows a profile view of a common MOS transistor. As shown in Figure 1, (1) indicates a P-type silicon substrate, (2) and (3) are N<sup>+</sup> type source and drain regions, respectively, (4) is a gate oxide film, and numbers (5), (6), and (7) indicate a source electrode, a drain electrode, and a gate electrode. In addition, the part shown in Figure 1 by the broken line indicates an equipotential line when a drain voltage is applied. Although the drain voltage is limited by the junction voltage of drain region (3) and substrate (1), one can clearly see from the equipotential line that in reality, the voltage is determined depending on the concentration of the electric current in the vicinity of the surface of drain region (3), which depends on the combined influence of gate electrode (7) and drain region (3). When gate oxide film (4) is approximately 1,000 Å thick, the drain voltage resistance will be only about 50 V.

Figure 2 is a profile view showing the construction of a MOS transistor characterized by an improved drain resistance. Number (8) is a P-type silicon substrate, numbers (9) and (10) indicate an N<sup>+</sup> type source and drain region, respectively, (11), (12), and (13) are a source electrode, a drain electrode, and a gate electrode, respectively, and an N<sup>-</sup> type low impurity concentration region (15) is created in the direction from drain region (10) to channel region (14).

### [page 2]

Depending on the formation of this low impurity concentration region (15), the equipotential line can be extended in the direction of channel region (14) as shown by the broken line, which makes it possible to increase the drain resistance voltage from 300 V to 400 V by preventing electric current concentration in the vicinity of the surface of drain region (10). This low impurity concentration region (15) is commonly called a drift channel.

On the other hand, although it is possible to increase the gate width W and to shorten the gate length L based on gm  $\delta$  W/L in order to obtain a high reciprocal conductance gm (W is the gate width and L is the gate length), since the length of the gate cannot be too short, normally, it is formed in the range of  $2 \sim 7 \mu$ . Therefore, it is known that a comb shaped construction can be used for the source and drain region in order to increase the width of the gate. Figure 3 shows a partial surface view of a such a MOS transistor. As shown in Figure 3, (16) indicates a P type silicon substrate, (17) and (18) are an N conductive type source region and drain region, respectively, (19) is an N conductive type low impurity concentration region and (20) is a channel region. Source region (17) and drain region (18) are combined so as to form together a comb shape. Accordingly, it is possible to increase the gate width because channel region 20 is formed in a zigzag shape.

However, since the lines of electric force which are concentrated as shown by the channel marks in the direction toward the front end part of channel area (20) of protruding area (17) from the vicinity of the base of the comb shape of drain area (18), it is not possible to improve the status of breakdown electric current and voltage which is caused by a breakdown yield status in the boundary between the low impurity concentration area (19) and the curved part of channel area (20). As shown in Figure 5, which is a graph indicating the yield breakdown, at the point when the drain breakdown voltage  $V_{DSS}$  is applied, a yield breakdown will be generated by electric current in the point indicated by point a, and at this time, the electric current will be characterized by a breakdown current  $I_{BP(P)}$ . In the construction which is shown in Figure 3, the breakdown voltage  $V_{DSS}$  is approximately in the range of 300 V ~ 400 V and the breakdown  $I_{BE(P)}$  current is approximately in the range of 1 ~ 3 mA.

In view of the above described problems, this invention provides a highly voltage resistant MOS transistor which eliminates the above described disadvantages. The following is a detailed explanation of this invention which is based on the enclosed figures.

Figure 4 shows a partial top view of one an embodiment of this invention. In this figure, (21) indicates a P<sup>-</sup> type silicon substrate, (22) and (23) are an N<sup>+</sup> conductive type source and drain region, respectively, (24) is an N<sup>-</sup> conductive type low impurity concentration region, and (25) is a channel region.

Layer resistance Rs in the range of approximately  $10 \sim 20 \Omega$  is used in P<sup>-</sup> type silicon substrate 21. Low impurity concentration region (24), which can be formed by epitaxial growth or ion implantation, etc., forms a layer having resistance Rs =  $8 \Omega$  cm, with a depth of about 20

 $\mu$ . On the other hand, source region (22) and drain region (23) are formed by diffusion so that they both create a combined comb shape. Channel region (25) between them is formed with an implanted impurity created by ion implantation in order to control the channel concentration. In addition, the channel length of channel region (25) is 3  $\mu$  and the channel is formed with a width of 120 [illegible unit, nm?]

This channel region (25) is formed with a channel length l in the curved part of the front end part which is longer than channel length l in the other part. In other words, the boundary between the channel region (25) and source region (22) is formed as a straight line and so that it passes through the side of source region (22). It can be also formed as a curved line having a larger curve radius. When the channel lengths are formed in this manner so that l < l, the channel resistance in the curved part of the front end part will be greater than that in the other part, the electric force lines will be reduced from the base of drain region (23) toward the curved part, and the boundary will be weakened in this part. Accordingly, this makes it possible to prevent a concentration of electric current.

Figure 6 is a graph showing the results of a test of the embodiment shown in Figure 5, indicating the relationship between channel length l' in the curved part and breakdown voltage  $I_{BR(P)}$ . In addition, the channel length l was in this case 3  $\mu$ .

When the channel length l' = 3  $\mu$ , the breakdown voltage  $V_{DSS}$  = 400 V, the breakdown current  $I_{BR(P)}$  = 1 ~ 3 mA. On the other hand, when the channel length l' = 4  $\mu$ , the breakdown voltage  $V_{DSS}$  = 430 V, and if the breakdown current is 19 ~ 29 mA and the channel length l' = 5  $\mu$ , the breakdown voltage  $V_{DSS}$  = 440 V, while if the breakdown current  $I_{BR(P)}$  = 30 ~ 40 mA, and if the channel length l' = 6  $\mu$ , the breakdown voltage  $V_{DSS}$  = 450 V, and the breakdown current  $I_{BR(P)}$  = 40 ~ 50 mA. It is clear from the results above that it is therefore possible to improve the breakdown voltage  $V_{DSS}$  in this manner and at the same time also to greatly improve the breakdown current  $I_{BR(P)}$ .

As was explained above, when the channel length of the curved part of the channel region in the front end part of a source region is formed longer than in the other part according to the design of this invention, the channel resistance is increased in this part.

### [page 3]

And because this makes it possible to prevent the concentration of electric current, this design thus also makes it possible to greatly improve breakdown voltage and breakdown current, enabling to obtain a highly voltage resistant MOS transistor.

Patent Applicant: Sanyo Electric Co., Ltd., 1 other name

Representative: Takao Sano, patent attorney.


(Figure 1, 2, 3, 4 and 5)


# 4. Brief Explanation of Figures


Figure 1 shows a partial profile view of an example of prior art, Figure 2 shows a partial profile view of an improved design of prior art, Figure 3 shows a top view of a MOS transistor according to prior art, Figure 4 is a top view showing an example of this invention, Figure 5 is a diagram explaining the characteristics of the relationship between breakdown voltage V<sub>DSS</sub> and breakdown current IBR(P), and Figure 6 is a graph diagram showing the results of a test of the embodiment shown in Figure 4.


(21) ... P-type silicon substrate, (22) ... source region, (23) ... drain region, (24) ... low impurity concentration region, (25) ... channel region.

神期昭57-12558(3)









-303-

### (B) 日本国特許庁 (JP)

## ① 特許出願公開 昭57—12558

## 砂公開特許公報(A)

5µlnt. Cl.<sup>3</sup> H 01 L 29/78 29/06

識別記号

庁内整理番号 6603-5F 7514-5F ❸公開 昭和57年(1982)1月22日

発明の数 1 審査請求 未請求

(全 3 頁)

50高耐圧MOSトランジスタ

21特

願 昭55-86879

突出

頭 昭55(1980)6月25日

70発明 者

田中忠彦

群馬県邑楽郡大泉町大字坂田18 0番地東京三洋電機株式会社内

72発 明 者 野崎勉

群馬県邑楽郡大泉町大字坂田18 0番地東京三洋電機株式会社内

水出 願 人

边出

人 三洋電機株式会社 守口市京阪本通2丁目18番地

1000 人

人 東京三洋電機株式会社

群馬県邑楽郡大泉町大字坂田18

0番地

仰代 理 人 弁理士 佐野静夫

明福

1. 発明の名称 高耐任MOSトランジスタ

### 2. 特許請求の範囲

1. 第1項電型半導体基体上に互いに離れて搬形に形成された第2導電型のソース、ドレイン領域と、鉄ドレイン領域関に形成された第2導電型の低不純物後度領域と、鉄低不純物後度領域と加起ソース領域との間に形成されたサキンネル領域とを備え、前記ソース領域の先端部に形成されたサキンネル領域の曲折部のチャンネル最を他の部分より長くしたことを特徴とする高齢圧MOSトランジスタ。

### 3. 発明の拝袖な説明

本希明はドレイン耐圧の高いMUSトランジス まの構造に関する。

一般にMOSトランジスタはスイマチングスピードがパイポーラトランジスタに比べて非常に早く、入刀特性が正の係数を持っている為主に高度 設案子及びパワー用素子として用いられる。

通常のMDSトランジスタの断面構造を易1 図

に示す。第1 図に於いて、(1) は P型シリコン 盃板、(2)(3) はそれぞれ N + 導電型を有するソース、ドレイン領域、(4) はゲート酸化膜、(5)(6)(7) はそれぞれソース電極、ドレイン電極、ゲート電極を示す。また第1 図中に示された破機はドレイン耐圧はを印かした場合の等電位線からの設合耐圧で創設されるが、実際には等電位線から明らかを様に、ゲート電極(7) とドレイン領域(3) との設合がたりに依って生じるドレイン領域(3) 表面近待の電流集中に依依の場合にはドレイン耐圧は5 D V 程度にしかたらない。

第2図はドレイン耐圧を向上させたMUSトランジスタの断面構造であり、(8)はP型シリコン基板、(9)00はそれぞれN + 導電型のソース、ドレイン領域、0D0203はそれぞれソース電極、ドレイン電板、ゲート電極であり、ドレイン領域のからサーンネル領域00方向にN - 型の低不純物濃度領域05を形成することに依り、等電位線は破線で示される

如くナ・ンネル 04方向に延在され、ドレイン 領域00表面近傍の電視集中が防止されドレイン 耐 圧は3.00 V から400 V 程度まで同上する。 と の低不純物度皮領域05は一般にドリフトナ・ンネ ルと呼ばれている。

P型シリコン基板四には層抵抗水水が10~20 位程度のものが用いられ、低不純物濃度領域24 はエピタキシャル収長あるいはイオン住入等に依って層抵抗水水=8000次ドレイン種度に形成でれる、一方ソース領域20及びドレイン領域2011 互いに組合わせられた御形形状に拡散に依って形成され、その間のチャンネル領域2011年と、所定のチャンネル領域2011年入 に依って不細動が住入され、所定のチャンネル環 度となる機制領される、またチャンネル領域200 チャンネル長は31、幅は120mに形成される。

このチャンネル領域四はソース領域四先機関の 曲折部に於いて、そのチャンネル長点がその他の 部分のチャンネル長点より長く形成される。即り チャンネル領域四とソース領域四との境界がいた は、1000年後に直襲で形成しても良い。この様 にチャンネル長をよくがとすると、ソース領域四 た端部の曲折節に於けるチャンネル抵抗がその他 の部分より大きくなり、ドレイン領域四の根元か ら曲折節に向り電気力験が少なくなり、この部分 ら曲折節に向り電気力験が少なくなり、この部分

本発明は上述した点に鑑みて為されたものであり、従来の欠点を除去した高耐圧MOSトランジスタを提供するものである。以下図面を参照して本発明を詳細に説明する。

第4図に本発明の実施例を示す一部表面図であり、四にP型シリコン基板、四四にそれぞれN + 導電型のソース、ドレイン領域、四にN - 導電型の低不純物優度領域、四にチャンネル領域である。

ての電界が弱まる。 従って電流集中を防ぐこと1 できるのである。

第6図は第5図に示した実施例の実験結果を方すグラフであり、曲折部のチャンネル長』と降り電波IBE(F)との関係を示す。尚チャンネル長』は3ヶの場合である。

チャンネル長 (= 3 μの時、降伏電圧 V D s s = 400 V、降伏電焼 I B B (P)=1~3 m A であるのに対し、チャンネル長 (= 4 μの時は降伏電圧 V D s s = 440 V、降伏電流 I B B (P)=30~40 m A、 チャンネル長 (= 6 μの時は降伏電圧 V D s s = 450 V、降伏電流 I B B (P)=40~50 m Aとなっている。以上の結果から明らかな様に降伏電圧 V D s s の向上が得られると共に、降伏電流 I B B (P)が大幅に改告されるものである。

上述の如く本発明に依ればソース領域先端部に 於けるサャンネル領域の曲折形のチャンネル長を 他の部分より長く形成することに依って、その部 分のナッンネル抵抗が増して皮薬中が防止されるので経伏電圧及び降伏電液が大幅に改善され、高射圧MOSトランジスタを持ることができるものである。


### 4. 図面の簡単な説明

第1 図は従来例を示す一部新聞図、第2 図は改 良された従来例の一部新聞図、第3 図は従来のM つ S トランジスチの表面図、第4 図は本発期の実 透例を示す表面図、第5 図は経伏電圧 V n s s と ほ伏電波 I s k(r)の関係を示す特性図、第6 図は ま4 図に示した実施例の実験結果を示すグラフで ある。

20…… P 似シリコン基板、23……ソース領域、 23…… F レイン領域、24…… 佐不嗣始後度領域、

> 出題人 三洋 电磁 株式 会社 外1名 代理人 并增士 佐 舒 静 天


第1图




市2図




#3 B



第4四



郊6図



**新8 図** 

